

6. Memory (RAM):

> Check strategy:

→ Reference model: $\text{logic} [0: \overset{\text{data-width}}{DW}-1: 0] \text{ ram-model} [\overset{\text{addr-width}}{AW}-1: 0]$

Write & Read are monitored.

→ Use assertions on interface to check for read & write enable & setup & hold times.

> Directed tests:

→ Write & read random patterns at random addresses.

→ Check at boundary addresses (0 & $2^{AW}-1$).

→ Continuous write.

→ Continuous read.

→ Read & write at same address.

→ Read & write at same address simultaneously.

> Coverage:

Look for

- i) min. addr = 0

- ii) max. addr = $2^{AW}-1$

- iii) mid. addr = $1: 2^{AW}-2$

- iv) Command - transitions = $W \rightarrow W, R \rightarrow R, W \rightarrow R, R \rightarrow W$.

- v) Data

- vi) Cross addr X transitions